User:Rapeta

Current working as uArchitect for Integrated Clocking/PLLs at Intel Corp. Started career at Intel as Process Collateral Development Engr later on moved on to Analog Design prior to the uArchitect assignment. Education: PhD in uE from National Univ of Singapore M.Tech in uE from Indian Institute of Technology, Powai, Mumbai