https://tinyurl.com/y4srub3y



Drew Fustini (@pdp7)
<drew@beagleboard.org>







\$ whoami

- Open Source Hardware designer at <u>OSH Park</u>
 - PCB manufacturing service in the USA
 - <drew@oshpark.com> | twitter: @oshpark
- Board of Directors, <u>BeagleBoard.org Foundation</u>
 - BeagleBone is a small open source hardware Linux computer
 - <drew@beagleboard.org>
- Board of Directors, <u>Open Source Hardware Association (OSHWA)</u>
 - o OSHW Certification Program: https://certification.oshwa.org/
- RISC-V Ambassador for RISC-V International
 - https://riscv.org/risc-v-ambassadors/

RISC-V (virtual) meetups around the world





Munich RISC-V Group

- München, Germany
- 359 members · Public group @
- Organized by Flo W. and 1 other





Bay Area RISC-V Group

- () San Jose, CA
- 2, 1,197 members · Public group @
- Organized by Celeste Cooper and 4 others




Find many more at: https://riscv.org/local/

Upcoming Events

- RISC-V (Virtual) Summit 2020
 - December 8th to 10th
 - https://tmt.knect365.com/risc-v-summit/





MNT Reform by MNT Research GmbH

The open source DIY laptop for hacking, customization, and privacy






Open Source Hardware



Hardware whose **design** is made **publicly available** so that anyone can **study**, **modify**, **distribute**, **make**, and **sell** the design or hardware based on that design

(source: Open Source Hardware (OSHW) Statement of Principles 1.0)

Documentation <u>required</u> for electronics:




Editable source files for CAD software such as KiCad or EAGLE

☑ Bill of Materials (BoM)

Not strict requirement, but best practice is for all components available from distributors in **low quantity**

<u>Linux on Open Source Hardware with Open Source chip design</u>

Chaos Communication Congress (36c3), December 2019



Instruction Set Architecture (ISA)

- Interface between hardware and software
 - C++ program is compiled into instructions for a microprocessor (CPU) to execute.
- How does compiler know what instructions the CPU understands?
 - This is defined by the Instruction Set Architecture
- ISA is a standard
 - o a set of rules that define the tasks the processor can perform
 - proprietary ISA's like x86 and ARM require commercial licensing

RISC-V: a Free and Open ISA

History

- Started in 2010 by computer architecture researchers at UC Berkeley
- Watch the <u>RISC-V State of the Union</u> by Krste Asanovic

Why "RISC"?

RISC = Reduced Instruction Set Computer

Why "V"?

5th RISC instruction set to come of out UC Berkeley

Why is it "Free and Open"?

Specifications licensed as Creative Commons Attribution 4.0 International

What is different about RISC-V?

Simple, clean-slate design

- Far smaller than other commercial ISAs
- Clear separation between unprivileged and privileged ISA
- Avoids micro-architecture or technology dependent features

Modular ISA designed for extensibility and specialization

- Small standard base, with multiple standard extensions
- Suitable for everything from tiny microcontrollers to supercomputers

Stable

- Base and standard extensions are frozen
- Additions via optional extensions, not new versions of base ISA

(source: Instruction Sets Want to be Free (Krste Asanović))

RISC-V Base Integer ISA

RV321: 32-bit

less than 50 instructions needed!



RV32E: 32-bit embedded

reduces register count from 32 to 16 for tiny microcontrollers

RV64I: 64-bit

RV128I: 128-bit

Future-proof for nonvolatile RAM capacity; benefits security research

	imm[31:12]	rd	0110111			
	imm[31:12]	rd	0010111			
	n[20 10:1 11 19]	rd	1101111			
imm[11:0		rs1	000	rd	1100111	
mm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	
mm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	
mm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	
mm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	
mm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	
mm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	
imm[11:0		rs1	000	rd	0000011	
imm[11:0	rs1	001	rd	0000011		
imm[11:0	rs1	010	rd	0000011		
imm[11:0	rs1	100	rd	0000011		
imm[11:0	rs1	101	rd	0000011		
imm[11:5]	rs1	000	imm[4:0]	0100011		
imm[11:5]	mm[11:5] rs2		001	imm[4:0]	0100011	
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	
imm[11:0	rs1	000	rd	0010011		
imm[11:0	rs1	010	rd	0010011		
imm[11:0	rs1	011	rd	0010011		
imm[11:0	rs1	100	rd	0010011		
imm[11:0	rs1	110	rd	0010011		
imm[11:0	rs1	111	rd	0010011		
0000000	shamt	rs1	001	rd	0010011	
0000000	shamt	rs1	101	rd	0010011	
0100000	shamt	rs1	101	rd	0010011	
0000000	rs2	rs1	000	rd	0110011	
0100000 rs2		rs1	000	rd	0110011	
0000000 rs2		rs1	001	rd	0110011	
0000000 rs2		rs1	010	rd	0110011	
0000000 rs2		rs1	011	rd	0110011	
0000000 rs2		rs1	100	rd	0110011	
0000000 rs2		rs1	101	rd	0110011	
0100000 rs2		rs1	101	rd	0110011	
0000000 rs2		rs1	110	rd	0110011	
0000000 rs2		rs1	111	rd	0110011	
fm pred succ		rs1	000	rd	0001111	
0000000000		00000	000	00000 111001		
000000000	00000	000	00000	1110011		

(source: RISC-V Summit 2019: State of the Union)

RISC-V base plus standard extensions

Standard extensions

- **M**: integer multiply/divide
- **A**: atomic memory operations
- **F, D, Q:** floating point, double-precision, quad-precision
- G: "general purpose" ISA, short-hand for IMAFD
- C: compressed instruction encoding to conserve memory and cache like ARM Thumb
- o Additions via optional extensions like Vector but not new versions of base ISA
- Linux distros like Debian and Fedora target RV64GC
- Frozen in 2014, ratified 2019, will be supported forever




RV32I / RV64I / RV128I + M, A, F, D, Q, C RISC-V "Green Card"

	VI-	5C-V											RISC-V R	erer	rence	Card
Base Integer Instructions (32 64 128) RV Privileged Instructions (32				(32 64 128)	3 Optional FP Extensions: RV32{F D Q}				Optional Compressed Instructions: RVC						
ategory Name	Fmt	RV(32 6	4 128)I Base	Category	Name	Fmt RV m	nemonic		Category Name	Fmt	$RV\{F D Q\}$ ((HP/SP,DP,QP)	Category Name	Fm	t	RVC
oads Load Byte	I	LB	rd, ral, imm	CSR Access	Atomic R/W	R CSRRV	v rd,cs	r, rsl	Load Load	I	FL(W, D, Q)	rd, rsl, imm	Loads Load Wo	rd CL	C.LW	rd',rsl',imm
Load Halfword	I	LH	rd, rsl, imm	Atomic R	Read & Set Bit	R CSRRS	rd, cs	r, rsl	Store Store	5	FS(W, D, Q)	rsl,rs2,imm	Load Word	SP CI	C.LWSP	rd,imm
Load Word	1	L[W[D[Q]	rd, rsl, imm	Atomic Rea	ad & Clear Bit	R CSRR	rd, es	r,rsl	Arithmetic ADD	R	FADD. (SIDIQ)	rd, rs1, rs2	Load Do	ible CL	C.LD	rd', rsl', imn
Load Byte Unsigned	I	LBU	rd, rsl, imm	Ator	mic R/W Imm	R CSRR	WI rd,cs	r,imm	SUBtract	R	FSUB. (SIDIQ)	rd, rs1, rs2	Load Double	SP CI	C.LWSP	rd,imm
Load Half Unsigned	1	L(H(W)D)U	rd, rsl, imm	Atomic Read 8	& Set Bit Imm	R CSRR	II rd, cs	r,imm	MULtiply	R	FMUL. (SID(Q)	rd, rs1, rs2	Load Q	uad CL	C.LQ	rd',rsl',imm
itores Store Byte	S	SB	rsl,rs2,imm	Atomic Read & C	Clear Bit Imm	R CSRR		r,imm	DIVide	R	FDIV. [SIDIQ]	rd, rsl, rs2	Load Quad	SP CI	C.LQSP	rd,imm
Store Halfword		SH	rs1,rs2,imm	Change Level	Env. Call	R ECALI			SQuare RooT	R	FSQRT. [S]D[O]	rd, rs1	Load Byte Unsig	ned CL	C. LBU	rd',rsl',imm
Store Word	S	S[W D Q]	rsl,rs2,imm	Environme	nt Breakpoint	R EBREJ	kK	- 1	Mul-Add Multiply-ADI	R	FMADD.{SIDIQ}	rd,rsl,rs2,rs3	Float Load V	ord CL	C.FLW	rd',rsl',im
hifts Shift Left	R	SLL(W D)	rd, rs1, rs2	Enviror	nment Return	R ERET					FMSUB.(SID(Q)		Float Load Do	ible CL	C.FLD	rd',rsl',im
Shift Left Immediate	1	SLLI (W D)	rd, rsl, shamt	Trap Redirect	t to Superviso	R MRTS			Negative Multiply-SUBtract	R	FMMSUB. (S D Q)	rd,rs1,rs2,rs3	Float Load Word	SP CI	C.FLWSP	rd,imm
Shift Right	R	SRL[[W]D]	rd, rs1, rs2	Redirect Trap	to Hypervisor	R MRTH			Negative Multiply-ADD	R	FMMADD. [SIDIQI	rd,rs1,rs2,rs3	Float Load Double	SP CI	C.FLDSP	rd,imm
Shift Right Immediate	I	SRLI W D	rd, rs1, shamt	Hypervisor Trap	to Supervisor	R HRTS			Sign Inject SiGN source	R	FSGNJ. [SIDIQ]	rd, rs1, rs2	Stores Store Wo	rd CS	c.sw	rs1',rs2',1
Shift Right Arithmetic			rd, rs1, rs2	Interrupt Wa					Negative SiGN source				Store Word			rs2,imm
Shift Right Arith Imm	I	SRAI W D }	rd, rsl, shamt	MMU Supe	ervisor FENCE	R SFENC	CE.VM rsl		Xor SiGN source	R	FSGNJX.[5]D[Q]	rd,rsl,rs2	Store Do	ible CS	C.SD	rs1',rs2',i
rithmetic ADD	R	ADD[[W]D]	rd, rs1, rs2	Optional	Multiply-D		ension: RV3	2 <i>M</i>	Min/Max MNimum	R	FMIN. (SIDIQ)	rd, rs1, rs2	Store Double	SP CS	SC.SDSP	rs2,imm
ADD Immediate	I	ADDI[[WID]	rd, ral, imm	Category	Name Fmt	RV3	32M (Mult-Div)		MAXimum	R	FMAX.[SID]Q1	rd, rsl, rs2	Store Q	uad CS	C.SQ	rs1', rs2', it
SUBtract	R	SUB(W D)	rd, rs1, rs2	Multiply N	fultiply R	MUL(W D)	rd, rsl, rs;	2	Compare Compare Float	R	FEQ. [SIDIQ]	rd, rsl, rs2	Store Quad	SP CS	Sc.sosp	rs2,imm
Load Upper Imm	U	LUI	rd, imm	MULtiply up:	per Half R	MULH	rd, rsl, rs	2	Compare Float <	R	FLT. (SIDIQ)	rd, rs1, rs2	Float Store V	ord CS	S C. FSW	rd',ral',im
Add Upper Imm to PC	U		rd, imm	MULtiply Half Si	ign/Uns R	MULHSU	rd, rsl, rsl	2	Compare Float ≤	R	FLE.(S D Q)	rd, rsl, rs2	Float Store Dox	ble CS	S C. FED	rd', rsl', im
ogical XOR	R	XOR	rd, rsl, rs2	MULtiply upper h	Half Uns R	MULHU	rd, rsl, rsl	2	Categorize Classify Typ	R	FCLASS. [SIDIO]	rd, rsl	Float Store Word	SP CS	S C. FSWSP	rd,imm
XOR Immediate	1	XORI	rd, rsl, imm	Divide	DIVide R	DIVIONIDI	rd, rsl, rsl	2	Move Move from Integer	R	FMV.S.X	rd, rsl	Float Store Double	SP CS	SC. FEDSP	rd,imm
OR	R	OR	rd, rsl, rs2	DIVide Ur	nsigned R	DIVU	rd, rsl, rsl	2	Move to Integer	R	FMV.X.S	rd, rsl	Arithmetic Al	XD CR	C.ADD	rd, rsl
OR Immediate	1	ORI	rd.ral.imm	RemainderRE	Mainder R	REM(W D)			Convert Convert from In			f rd, rsl	ADD W	ord CR	C.ADDW	rd',rs2'
AND	R	AND	rd, rsl, rs2	REMainder Ur	nsigned R	REMULTIWID	rd, rsl, rs		Convert from Int Unsigned				ADD Immed	ate CI	C.ADDI	rd, imm
AND Immediate	1	ANDI	rd, rsl, imm				Extension: R				FCVT.W.[S D Q]		ADD Word I	mm CI	C ADDTW	rd.imm
ompare Set <	-	110000	rd,rs1,rs2	Category	Name Fmt		54 128} A (Ato)		Convert to Int Unsigned				ADD SP Imm			
Set < Immediate			rd, rsl, imm	Load Load Re		LR. (WIDIO		_	Configuration Read Stat			rd				SPW rd',imm
Set < Unsigned			rd, rs1, rs2	Store Store Co		SC. (WIDIO			Read Rounding Mode			rd	Load Immed			rd, imm
Set < Imm Unsigned			rd, rsl, imm	Swap			WIDIOI rd, rs:		Read Flags			rd	Load Upper I			rd.imm
ranches Branch =			rsl,rs2,imm	Add			D O rd,rs		Swap Status Reg			rd, rsl		ove CR		rd, ral
Branch #	SB		rs1, rs2, imm	Logical			D Q rd,rs		Swap Rounding Mode			rd, rsl	1		C.SUB	rd',rs2'
Branch <			rsl,rsZ,imm	Logical	AND R		D Q rd,rs		Swap Flags			rd, ral			C.SUBW	rd', rs2'
Branch ≥			rsl,rs2,imm		OR R	AMOOR, [W]			Swap Rounding Mode Imm			rd.imm	Logical XC		C. XOR	rd',rs2'
Branch < Unsigned			rsl, rs2, imm	Min/Max MI			D Q rd,rs		Swap Flags Imm			rd,imm			C.OR	rd',rs2'
Branch ≥ Unsigned	SB		rsl, rs2, imm	Superior State of Sta	AXimum R		(D)Q) rd,rs		3 Optional FP Exte				≡ .	THE REAL PROPERTY.	C.AND	rd',rs2'
ump & Link 38.L	U)		rd.imm	MINimum Ur			W(D(Q) rd,rs:		Category Name				AND Immed			rd',rs2'
Jump & Link Register	I								Move Move from hteger			rd, ral	Shifts Shift Left In			
ynch Synch thread		JALR FENCE	rd, rsl, imm	MAXimum Ur	nsigned R	[AROSSAXU.[WIDIOI Ed, ES	1,152	Move Move from hteger Move to hteger			rd, ral	Shift Shift Left In Shift Right Immed			rd,imm
									Convert Convert from In							rd',imm
Synch Instr & Data		FENCE.I		-									Shift Right Arith I			rd',imm
ystem System CALL		SCALL		16-bit (0)(C)	and 22-54	Inchmette	n Formata		Convert from Int Unsigned						C.BEQZ	rsl',imm
System BREAK		SBREAK		16-bit (RVC)	and 32-bit	Instruction	n Formats		Convert to Int	R	FCVT. (L T). S	DIW Ed, Es1			C.BNEZ	rsl',imm
counters ReaD CYCLE			rd	15 74 79 3	3 11 11 5 6		3 2 1 0	L	Convert to Int Unsigned	R	ELVI. LITIU. IS	sibiQ) rd,rsl	Jump Jur	7	C.J	1mm
ReaD CYCLE upper Half			rd	CI Buest	16/763	192	49	201	* 58 3 5	15.	19-14 12:11		Jump Regi	-	C.JR	rd, rsl
ReaD TIME			rd	CSS funct3 im		inm	np R	-	net? nd	74		nd opcode			C.JAL	imm
ReaD TIME upper Half			rd	CIW funct3	litain limm	112	69 I		inn(11:0)	26]		nl opcode	Jump & Link Regi			rsl
ReaD INSTR RETired		RDINSTRET		CL Dineta	inm mi		5		n/115 n2	rel	I funct3 inu	m 45 opcode	System Env. BRE	AK CI	C.EBREA	E .
ReaD INSTR upper Half	I	RDINSTRETH	rd	CS finest	inm rd	Terres 74		imm 12	imm(10:5) rs2	25]	1 funct3 [inm]4:1	imm[11] opcode				
					offict rdf		49 U	-	inn31.12			rd opende				23
				CJ funct3	Firms	target	o UJ		mm(10:1) imm(11;	10	mm[19:12]	76 opcode				20

Learn more about RISC-V

 Get up-to-speed quick with the RISC-V Reader

riscvbook.com



RISC-V and Industry

RISC-V International now controls the specifications: <u>riscv.org</u>

- Non-profit organization with 690+ members from 50 countries including companies,
 universities and more
- Become a member (free of cost to individuals and non-profits)
- YouTube channel has hundreds of talks!

Companies plan to ship billions of devices with RISC-V cores

- Nvidia already shipping RISC-V cores for system management in its GPU products
- Western Digital will be using RISC-V controllers in all of its storage products

RISC-V and Industry

Avoid ISA licensing and royalty fees

including the legal costs and long delays due to complex licensing agreements

• Freedom to choose micro-architecture implementation

 only a few companies like Apple, Samsung and Qualcomm have ARM architecture licenses which allows them to do a custom implementation

Freedom to leverage existing open source implementations

o Berkeley's Rocket and BOOM, ETH Zurich's PULP cores, Western Digital SweRV

• Already has a <u>well supported software ecosystem</u>

- Linux, BSD, gcc, glibc, LLVM/clang, FreeRTOS, Zephyr, QEMU
- The State of Software Development Tools for RISC-V by Khem Raj

RISC-V around the world

RISC-V International based in Switzerland

U.S.-based RISC-V Foundation reincorporated at the beginning of 2020 as RISC-V
 International in Switzerland to avoid being hampered by U.S. politics

• EU, India and Pakistan have RISC-V processor design initiatives

Desire for sovereign control of technology and avoid backdoors from other nations

Strong interest from chipmakers in China

- U.S. companies banned in 2019 from doing business with Huawei... who's next?
- ARM was deemed to be a UK-origin technology in 2019, so it is ok to do business with
 Huawei... but how long will that last? Will the Nvidia acquisition impact that?

Does RISC-V mean Open Source?

• RISC-V is a set of <u>specifications</u> under an open source license

• RISC-V implementations can be open source or proprietary

- Open specifications make open source implementations possible
 - o It is not legal to design an open source processor for proprietary ISA like x86 and ARM


RISC-V Privileged Architecture

Three privilege modes

- User (U-Mode): applications
- Supervisor (S-Mode): OS kernel
- Machine (M-Mode): bootloader and firmware

Supported combinations of modes


- M (simple embedded systems)
- M, U (embedded systems with memory protection)
- M, S, U (Unix-style operating systems with virtual memory)
- Hypervisors run in modified S mode (HS)



RISC-V Boot Flow

Follows commonly used multiple boot stages model

- ZSBL and FSBL are initial platform-specific bootloaders (SiFive FU540 SoC in this example)
- U-Boot is the final stage bootloader that jumps into Linux kernel
- NOTE: <u>hart is a hardware thread of execution</u>, which users may refer to as a "core"




What is SBI?

SBI stands for Supervisor Binary Interface

- calling convention between Supervisor (S-mode OS) and Supervisor Execution Environment (SEE)
- allows supervisor-mode software to be written that is portable to all RISC-V implementations

Unix-class Platform Spec working group

- Chaired by Al Stone
- Transitioning to <u>RISC-V Profiles and Platform Spec WG</u>



What is OpenSBI?

OpenSBI is an open source SBI implementation

o avoid fragmentation of SBI implementations

Layers of implementation

- Platform specific reference firmware
- Platform specific library
- SBI library

• Provides run-time in M-mode

- Typically used in boot stage following ROM/Loader
- Provides support for reference platforms
- Generic simple drivers included for M-mode to operate


OpenSBI Layers



(source: <u>OpenSBI Deep Dive</u>, Anup Patel)

UEFI Support

- <u>UEFI support for RISC-V coming in Linux 5.10</u> (ETA December 2020)
- Grub2 and <u>U-Boot</u> support UEFI on RISC-V
- RISC-V edk2 port is upstream in TianoCore



(source: <u>Introduction to RISC-V Boot Flow</u>, Atish Patra and Anup Patel)

RISC-V emulation in **QEMU**




- Support for <u>RISC-V in mainline QEMU</u>
 - QEMU can boot 32-bit and 64-bit mainline Linux kernel
 - QEMU can run OpenSBI, U-Boot and Coreboot
 - Draft versions of Hypervisor and Vector extensions supported
 - QEMU sifive_u machine can boot same binaries as the physical board
- Tutorial: Running 64- and 32-bit RISC-V Linux on QEMU


(source: <u>OpenSBI Deep Dive</u>, Anup Patel)

- Initial port by Palmer Dabbelt landed in Linux 4.15
 - Mailing list: <u>linux-riscv@lists.infradead.org</u> (<u>archive</u>)
- "What's missing in RISC-V Linux, and how YOU can help!"
 - Björn Töpel at <u>Munich RISC-V meetup</u> (jump to 43:25)
 - "A great way to learn the nitty gritty details of the Linux kernel"
 - "It's a fun, friendly, and still pretty small community"

commits arm64 vs riscv



commits arm64 vs riscv (time shifted)



(source: "What's missing in RISC-V Linux, and how YOU can help!", Björn Töpel)

\$./Documentation/features/list-arch.sh riscv | grep TODO

```
core/ cBPF-JIT
                                                                                 arch supports cBPF JIT optimizations
                                 : TODO |
                                                                HAVE CBPF JIT #
     debug/ kprobes
                                 : TODO |
                                                                 HAVE KPROBES #
                                                                                 arch supports live patched kernel probe
                                                       HAVE KPROBES ON FTRACE #
     debug/ kprobes-on-ftrace
                                                                                 arch supports combined kprobes and ftrace live patching
                                 : TODO |
     debug/ kretprobes
                                                              HAVE KRETPROBES #
                                                                                 arch supports kernel function-return probes
                                 : TODO |
     debug/ optprobes
                                                               HAVE OPTPROBES #
                                                                                 arch supports live patched optprobes
                                : TODO |
     debug/ uprobes
                                                        ARCH SUPPORTS UPROBES #
                                                                                 arch supports live patched user probes
                                : TODO |
     debug/ user-ret-profiler
                                 : TODO |
                                                    HAVE USER RETURN NOTIFIER #
                                                                                 arch supports user-space return from system call profiler
   locking/ cmpxchg-local
                                                                                 arch supports the this cpu cmpxchg() API
                                                           HAVE CMPXCHG LOCAL #
                                 : TODO |
  locking/ gueued-rwlocks
                                                      ARCH USE QUEUED RWLOCKS #
                                                                                 arch supports queued rwlocks
                                 : TODO |
  locking/ queued-spinlocks
                                                    ARCH USE QUEUED SPINLOCKS #
                                                                                 arch supports queued spinlocks
                                 : TODO |
     perf/ kprobes-event
                                               HAVE REGS AND STACK ACCESS API #
                                                                                 arch supports kprobes with perf events
                                 : TODO |
     sched/ membarrier-sync-core : TODO |
                                                ARCH HAS MEMBARRIER SYNC CORE #
                                                                                 arch supports core serializing membarrier
     sched/ numa-balancing
                                                 ARCH SUPPORTS NUMA BALANCING #
                                                                                 arch supports NUMA balancing
                                 : TODO |
     time/ arch-tick-broadcast : TODO |
                                                      ARCH HAS TICK BROADCAST #
                                                                                 arch provides tick broadcast()
     time/ irq-time-acct
                                                     HAVE IRQ TIME ACCOUNTING #
                                                                                 arch supports precise IRQ time accounting
                                : TODO |
     time/ virt-cpuacct
                                                     HAVE VIRT CPU ACCOUNTING #
                                                                                 arch supports precise virtual CPU time accounting
                                : TODO |
        vm/ ELF-ASLR
                                 : TODO |
                                                       ARCH HAS ELF RANDOMIZE #
                                                                                 arch randomizes the stack, heap and binary images of ELF bina
                                                                                 arch supports the ioremap pud enabled() and ioremap pmd enabl
       vm/ huge-vmap
                                 : TODO |
                                                          HAVE ARCH HUGE VMAP #
       vm/ ioremap prot
                                                           HAVE IOREMAP PROT #
                                                                                 arch has ioremap prot()
                                 : TODO |
       vm/ PG uncached
                                                        ARCH USES PG UNCACHED #
                                                                                 arch supports the PG uncached page flag
                                 : TODO |
                                               HAVE ARCH TRANSPARENT HUGEPAGE #
                                                                                 arch supports transparent hugepages
        vm/ THP
                                 : TODO |
       vm/ batch-unmap-tlb-flush: TODO |
                                            ARCH WANT BATCHED UNMAP TLB FLUSH #
                                                                                 arch supports deferral of TLB flush until multiple pages are
unmapped
```

(source: "What's missing in RISC-V Linux, and how YOU can help!", Björn Töpel)


Recent and ongoing work:

- KVM (Anup Patel/Atish Patra)
 - waiting on ratification of Hypervisor spec
- eBPF JIT (Björn Töpel)
- KGDB support (Vincent Chen)
- kexec/kdump support (Nick Kossifidis)
- kprobes/kretprobes (Guo Ren)
- generic vDSO support
- syszcaller support
- build with LLVM/clang

Linux distro: Fedora



• "This project, informally called <u>Fedora/RISC-V</u>, aims to provide a complete Fedora experience on the RISC-V (RV64GC)"



Linux distro: Debian



QEMU and libvirt/QEMU

 Fedora Images can run on the QEMU with graphics parameters (VGA and bochs-display).





SiFive Unleashed board

 Fedora GNOME Image can run on SiFive Unleashed with Expansion Board, PCI-E graphic Card & SATA SSD




• <u>Installation instructions</u>

(source: <u>Fedora on RISC-V</u>, Wei Fu)

Linux distro: Debian



- Port of Debian for the RISC-V architecture called <u>riscv64</u>
 - "a port in Debian terminology means to provide the software normally available in the Debian archive (over 20,000 source packages) ready to install and run"
- 95% of packages are built for RISC-V
 - The Debian port uses RV64GC as the hardware baseline and the lp64d ABI (the default ABI for RV64G systems).



OpenEmbedded / Yocto

- meta-risc-v: general hardware-specific BSP overlay for the RISC-V
 - The core BSP part of meta-riscv should work with different OpenEmbedded/Yocto distributions and layer stacks
 - Supports QEMU and the SiFive HiFive Unleashed board





BuildRoot


- RISC-V port is now <u>supported</u> in the upstream <u>BuildRoot project</u>
- "Embedded Linux from scratch in 40 minutes (on RISC-V)"
 - Tutorial by Michael Opdenacker, Bootlin
 - Hardware emulator: QEMU
 - Cross-compiling toolchain: Buildroot
 - Bootloader: BBL Berkeley Boot Loader
 - Kernel: Linux 5.4-rc7
 - Root filesystem and application: BusyBox
 - That's easy to compile and assemble in less than 40 minutes!



SiFive Freedom FU540 SoC




- <u>SiFive</u> is a start-up founded by members of the Berkeley RISC-V team
- FU540 debuted in 2018 as the first RISC-V SoC that could run Linux
 - 4x U54 cores (up to 1.5 GHz) which implement RV64GC to run Linux
 - 1x E51 low-power "minion" core for system management tasks
 - o 64-bit DDR4 with ECC
 - Gigabit Ethernet, ChipLink, SPI, I2C,
 UART, GPIO, PWM (no USB)



SiFive Freedom Unleashed

- The first Linux-capable RISC-V dev board
 - And the board design is Open Source Hardware!
- Highest performance available yet
 - FU540 SoC clocked over 10x faster than FPGA 'soft' cores
- Too expensive for widespread adoption
 - Sold for \$999 on <u>CrowdSupply</u> and no longer available
 - FU540 SoC chip is not sold separately
 - SiFive core business is designing cores, not SoC's or boards




NOTE: ASIC is a term often used to indicate that an SoC (System-on-Chip) has a "hard" processor core constructed by silicon fabrication instead of "soft" core on FPGA where clock speeds are much lower

SiFive Freedom Unleashed


• Fedora GNOME image <u>running on Unleashed</u> with PCIe graphics card





Microchip PolarFire SoC

- Microchip designed a SoC similar to SiFive U540 but adds a FPGA
 - 4x 667 MHz U54 cores, 1x E51 core
 - PolarFire FPGA fabric with
 25k to 460k logic elements (LEs)
 - DDR3/4, LPDDR3/4
 - o PCle Gen2, USB 2.0 OTG, 2x GbE
- Full commercial product family
 - Available from distributors
 - Formerly branded as Microsemi
 before Microchip acquired it



Microchip Icicle board

PolarFire SoC dev board


- o \$499 on CrowdSuppy
- Now shipping to backers
- Available soon from distributors

MPFS250T-FCVG484EES

- o 600 MHz clock RISC-V cores
- 254K logic element FPGA


Memory

- 2 GB LPDDR4 x 32
- 1 Gb SPI flash
- 8 GB eMMC flash or SD card slot



Kendryte K210

- 400MHz dual core RV64GC
 - 8MB SRAM but no DRAM interface
- Affordable Sipeed dev boards
 - Sipeed MAix BiT is only \$13
- Full support added in <u>Linux 5.8</u>
 - "RISC-V NOMMU and M-mode Linux"
 - o Damien Le Moal, Christoph Hellwig
- 2 boards supported by <u>u-boot</u>
 - Sean Anderson




Kendryte K210

- <u>Buildroot with busybox</u> for rootfs
 - upstreaming in progress on the <u>mailing list</u>
 - tutorial from <u>CNX Software</u>
- 8MB runs out very quick!

(Maciej W. Rozycki)

- MMU based on draft spec not supported by Linux
- userspace needs shared library support
- "RISC-V FDPIC/NOMMU toolchain/runtime support"

upport"



Kendryte K210

```
Log Configuration Control signals View Help
                    / # uname -a
                    Linux k210 5.6.0-rc1vowstar #1 SMP Mon Feb 17 23:
                    / # cat /proc/meminfo |head
                    MemTotal:
                                         6656 kB
                    MemFree:
                                         2496 kB
                    MemAvailable:
                                         2080 kB
                    Buffers:
                    Cached:
                                         1916 kB
                    SwapCached:
                                            0 kB
                    Active:
                                              kB
                    Inactive:
                    Active(anon):
                                              kB
                    Inactive(anon):
                                            0 kB
                    / # cat /proc/cpuinfo
                    processor
                    hart
                    isa
                                     : rv64imafdc
                    processor
                    hart
                    isa
                                     : rv64imafdc
                    / # tcc -run -nostdlib hello.c
                    hello.c:2: warning: implicit declaration of function
                    hello show 'n tell
TYPE-C
```

PicoRio

- Open source project from <u>RIOS Lab</u>
 - o Goal is to create low-cost Linux-capable RISC-V platform
- Introduction by Zhangxi Tan
 - during RISC-V Global Summit back in September
 - Three phases of PicoRio planned
 - Samples of PicoRio 1.0 expected in Q4 2020




SiFive RISC-V PC


- Powered by next-gen <u>SiFive Freedom U740 SoC</u>
 - complete implementation of the latest RISC-V Vector (RVV) extension.
- Details at the <u>Linley Fall Processor Conference</u> on October 29th
 - "Extending Al SoC Design Possibilities Through Linux-Capable Vector Processors",
 Krste Asanović, Cofounder & Chief Architect, SiFive
 - "Creating a RISC-V PC Ecosystem for Linux Application Development",
 Yunsup Lee, CTO, SiFive

Alibaba XuanTie 910

- <u>T-Head</u> is a subsidiary of Alibaba
- 16-core 2.5 GHz RISC-V processor
- <u>implementation</u> of current draft
 RISC-V Vector (RVV) extension
- Expected to debut in 2021








"RISC-V and FPGAs: Open Source Hardware Hacking"

Keynote at Hackday Supercon 2019 by Dr. Megan Wachs

- Project IceStorm for Lattice iCE40 FPGA
 - "A Free and Open Source Verilog-to-Bitstream Flow for iCE40 FPGAs"
 - Claire Wolf (oe1cxw) at 32c3



- Project Trellis for the more capable Lattice ECP5 FPGA
 - "Project Trellis and nextpnr FOSS FPGA flow for the Lattice ECP5"
 - David Shah @fpga dave at FOSDEM 19

Project Trellis and nextpnr FOSS FPGA flow for the Lattice ECP5


Project Trellis & nextpnr

FOSS Tools for ECP5 FPGAs

David Shah @fpga_dave Symbiotic EDA || Imperial College London




- Project X-Ray & <u>SymbiFlow</u> for *much* more capable Xilinix Series 7
 - "Xilinx Series 7 FPGAs Now Have a Fully Open Source Toolchain!" [almost] Tim Ansell
 - "Open Source Verilog-to-Bitstream FPGA synthesis flow, currently targeting Xilinx 7-Series,
 Lattice iCE40 and Lattice ECP5 FPGAs. Think of it as the GCC of FPGAs"



Hackaday Supercon badge

- RISC-V "soft" core on ECP5 FPGA
- Gigantic FPGA In Game Boy Form Factor



"Team Linux on Badge"

- Michael Welling, Tim Ansell, Sean Cross, Jacob Creedon
- Attempt to use the built-in 16MB failed...



"Team Linux on Badge"


 Jacob Creedon designed a cartridge board that adds 32MB of SDRAM to the Hackaday Supercon badge... before the event!







This is how a Linux capable core looks like on an FPGA.#nextpnratwork



12:42 AM · Dec 15, 2019 · Twitter for Android

Why design an SoC in Python?


- Python has advantages over traditional HDL like VHDL and Verilog
 - Many people already are familiar with Python than HDL (hardware description languages)
 - There are currently more software developers than hardware designers
- Migen is a Python framework that can automate chip design
 - Leverages the object-oriented, modular nature of Python
 - Produces Verilog code so it can be used with existing chip design workflows
- "Using Python for creating hardware to record FOSS conferences!"



What is Migen?

```
library ieee;
use ieee.std_logic_1164.all;
entity my_module is
        clk : in std_logic;
        o : out std_logic
end entity;
architecture rtl of my_module is
   signal d : std_logic;
  signal q : std_logic;
    o <= q;
    d <= not q;
    process(clk)
        if rising_edge(clk) then
            d \leftarrow a
        end if;
                          VHDL
end rtl;
```






```
from migen import *
class MyModule(Module):
   def __init__(self):
       self.o = Signal()
        d = Signal()
       q = Signal()
       self.comb += [
           self.o.eq(q),
           d.eq(~q)
       self.sync += d.eq(q)
               Migen
```

EnjoyDigital

LiteX

Based on Migen, builds full SoC that can be loaded into an FPGA



LiteX

Build your hardware, easily!

- "<u>LiteX vs. Vivado: First Impressions</u>"
- Collection of open cores for DRAM, Ethernet, PCIe, SATA and more...

Name	Build Status	Description	
LiteDRAM	build passing	DRAM	
LiteEth	build passing	Ethernet	
LitePCle	build passing	PCle	
LiteSATA	build passing	SATA	
LiteSDCard	build passing	SD card	
LitelCLink	build passing	Inter-Chip communication	
LiteJESD204B	build passing	JESD204B	
LiteVideo	build unknown	VGA, DVI, HDMI	
LiteCoope	build passing	Logic analyzer	




Linux on LiteX-VexRiscv



- <u>VexRiscv</u>: 32-bit Linux-capable RISC-V core
 - Designed to be FPGA friendly
 - Written in Spinal HDL (based on Scala)
- Builds an SoC using VexRiscv core and LiteX modules
 - Such as LiteDRAM, LiteEth, LiteSDCard, LitePCle
 - "This project demonstrates how high level HDLs (Spinal HDL, Migen) enable new possibilities and complement each other. Results shown here are the results of a productive collaboration between open-source communities"
- Supports large number of FPGA dev boards






Changes from all commits ▼ File filter... ▼ Jump to... ▼ 🌣 ▼

```
...
           @@ -0,0 +1,215 @@
          + from litex.build.generic_platform import *
       2 + from litex.build.lattice import LatticePlatform
       3 +
       5 +
       6 + _io = [
                ("clk8", 0, Pins("U18"), IOStandard("LVCMOS33")),
       8 +
                ("programn", 0, Pins("R1"), IOStandard("LVCMOS33")),
       9 +
                ("serial", 0,
       10 +
                    Subsignal("rx", Pins("U2"), IOStandard("LVCMOS33"), Misc("PULLMODE=UP")),
       11 +
                    Subsignal("tx", Pins("U1"), IOStandard("LVCMOS33")),
       12 +
                ),
       13 +
                ("led", 0, Pins("E3 D3 C3 C4 C2 B1 B20 B19 A18 K20 K19"), IOStandard("LVCMOS33")), # Anodes
       14 +
                ("led", 1, Pins("P19 L18 K18"), IOStandard("LVCMOS33")), # Cathodes via FET
      15 +
                ("usb", 0,
      16 +
                    Subsignal("d_p", Pins("F3")),
      17 +
                    Subsignal("d_n", Pins("G3")),
       18 +
                    Subsignal("pullup", Pins("E4")),
      19 +
                    Subsignal("vbusdet", Pins("F4")),
       20 +
                    IOStandard("LVCMOS33")
       21 +
                ),
       22 +
                ("keypad", 0,
       23 +
                    Subsignal("left", Pins("G2"), Misc("PULLMODE=UP")),
      24 +
                    Subsignal("right", Pins("F2"), Misc("PULLMODE=UP")),
```



add 32MB SDRAM for hadbadge #97







optimize performance on Hackaday Badge #35

pdp7 opened this issue 17 days ago · 7 comments



Recording:

ROM:

32KB

https://asciinema.org/a/Pcm3vd1BEdEKY9srYX6MsNfCE

Text:

Showing 1 changed file with 5 additions and 3 deletions.

```
Σ†3
           @@ -26,12 +26,13 @@ class SoCSDRAM(SoCCore):
26
      26
27
                csr_map.update(Soccore.csr_map)
                def __init__(self, platform, clk_freq, l2_size=8192, **kwargs):
                 def __init__(self, platform, clk_freq, l2_size=8192, l2_data_width=128, **kwargs):
      29 +
                    Soccore.__init__(self, platform, clk_freq, **kwargs)
      31
                    if not self.integrated_main_ram_size:
                        if self.cpu_type is not None and self.csr_data_width > 32:
                            raise NotImplementedError("BIOS supports SDRAM initialization only for cs
                    self.l2 size = l2 size
      34 +
                    self.l2 size
                                      = l2 size
                    self.l2_data_width = l2_data_width
          +
                    self._sdram_phy = []
                    self. wb sdram ifs = []
```




Now you can enjoy watching Linux boot while outside!!

No PC tether required.



Open Source ECP5 FPGA boards

- Radiona.org ULX3S
 - o 32MB SDRAM; ESP32 on board for WiFi and Bluetooth
 - Sold for \$115 on <u>CrowdSupply</u> and <u>Mouser</u>



Open Source ECP5 FPGA boards

OrangeCrab by Greg Davill




Want to learn FPGAs? Try Fomu!

- Online <u>workshop</u> from Tim Ansell and Sean Cross
- \$50 on <u>CrowdSupply</u>
- Fits inside USB port!
- Learn how to use:
 - MicroPython
 - Verilog
 - LiteX



No hardware? Try Renode!

• Renode can simulate physical hardware systems including CPU, peripherals, sensors, and wired or wireless network between nodes



	SiFive HiFive1 single- node/sifive_fe310.resc	SiFive HiFive Unleashed single- node/hifive_unleashed.resc	Microchip PolarFire SoC Hardware Development Platform single-node/polarfire- soc.resc	
			C1000 EVALUATION NIT	
	Toradex Colibri T30 single-node/tegra3.resc	OpenISA VEGAboard single- node/vegaboard_ri5cy.resc	Intel Quark SE Microcontroller Evaluation Kit C1000 single- node/quark_c1000.resc	
source: Renode supported boards	Fomu	LiteX/VexRiscv on Digilent Arty	Xilinx ZedBoard	

```
Activities
              Renode ▼
                                                                                    Renode
   bbl loader
                                                  (hifive-unleashed) Sbin?=@http://antmicro.com/proje
                                                  .elf-s_17219640-c7e1b920bf81be4062f467d9ecf689dbf7f
               SIFIVE, INC.
                                                 (hifive-unleashed) $fdt?=@http://antmicro.com/proje
                                                 icetree.dtb-s_10532-70cd4fc9f3b4df929eba6e6f22d02e6
         (hifive-unleashed) $vmlinux?=@http://antmicro.com/p
                                                 -vmlinux.elf-s_80421976-46788813c50dc7eb1a1a33c1736
                                                 (hifive-unleashed)
      5555
                                                 (hifive-unleashed) macro reset
              sysbus LoadELF $bin
                                                     sysbus LoadFdt $fdt 0x81000000 "earlyconsole
  5555
 5555 -
5555
                                                     # Load the Linux kernel symbols, as they are
                               55555
 55555
                                                     sysbus LoadSymbolsFrom $vmlinux
              55555555
                              55555
  55555
               55555
                             55555
                                                     # Device tree address is passed as an argumen
   55555
                           55555
                                                     e51 SetRegisterUnsafe 11 0x81000000
     55555
                         55555
       55555
                       55555
                                               (hifive-unleashed) runMacro $reset
        55555
                     55555
                                               (hifive-unleashed) start
         55555
                   55555
                                               Starting emulation...
          55555 <u>5</u>5555
                                               (hifive-unleashed)
            55555555
              55555
      SiFive RISC-V Coreplex
 0.000000] OF: fdt: Ignoring memory range 0x80000000 - 0x80200000
0.000000] Linux version 4.15.0-00044-g2b0aa1de45f6 (houen@bakura) (gcc version 7.2.0 (GCC)) #5 SMP Wed
0.000000] Zone ranges:
                                   (ptrval) (9593856 bytes)
0.000000]
          DMA32
                 [mem 0x0000000080200000-0x000000008fffffff]
0:000000]
         .000000] Movable zone start for each node
.000000] Early memory node ranges
       0000001 -
```

Trustworthy self-hosted computer

- <u>"A Trustworthy, Free (Libre), Linux Capable, Self-Hosting 64bit RISC-V</u> <u>Computer"</u> by Gabriel L. Somlo
 - "My goal is to build a Free/OpenSource computer from the ground up, so I may completely trust that the entire hardware+software system's behavior is 100% attributable to its fully available HDL (Hardware Description Language) and Software sources"
- Talk: <u>"Toward a Trustable, Self-Hosting Computer System"</u>
 - Video: <u>voutube.com/watch?v=5lhujGl -K0</u>

Bootstrapping a Trustworthy RISC-V Cleanroom System





Host (x86/Linux):


- Use DDC to verify we have a clean C (cross-)compiler
- Build clean HDL compiler toolchain, for both x86 and rv64
- Cross-compile target rv64 OS (kernel, libraries, utilities)
- Build rv64 SoC FPGA bitstream, from HDL sources

Target (rv64/Linux):

- Boot up FPGA-based rv64 computer into cross-compiled OS
 - rv64/Linux system is self-hosting from this point forward!
- Natively rebuild FPGA bitstream, kernel, libraries, and applications
 - we now have a trustworthy cleanroom
 - guaranteed to "honestly" compile any imported sources (HDL and/or software)!

LiteX + Rocket 64-bit FPGA-based Linux Computer





Carnegie Mellon University
Software Engineering Institute

Toward a Trustable, Self-Hosting Computer System Gabriel L. Somlo, Ph.D. © 2020 Carnegie Mellon University [DISTRIBUTION STATEMENT A] Approved for public release and unlimited distribution. DM20-0353 https://tinyurl.com/y4srub3y



Drew Fustini (@pdp7)

<drew@beagleboard.org>



