## TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Page</th>
<th>Index</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Cover Page</td>
</tr>
<tr>
<td>2</td>
<td>Block Diagram</td>
</tr>
<tr>
<td>3</td>
<td>CPU-DDI/VGA</td>
</tr>
<tr>
<td>4</td>
<td>CPU-DDR3-CHA</td>
</tr>
<tr>
<td>5</td>
<td>CPU-DDR3-CHB</td>
</tr>
<tr>
<td>6</td>
<td>CPU-PE/HDA/SD/eMMC/Strap</td>
</tr>
<tr>
<td>7</td>
<td>CPU-SPICLOCK/RTC/PMC/UART</td>
</tr>
<tr>
<td>8</td>
<td>CPU-USB/LPC/SMB/2C</td>
</tr>
<tr>
<td>9</td>
<td>CPU-PWR1</td>
</tr>
<tr>
<td>10</td>
<td>CPU-PWR2</td>
</tr>
<tr>
<td>11</td>
<td>CPU-GND</td>
</tr>
<tr>
<td>12</td>
<td>Memory_CHA-1</td>
</tr>
<tr>
<td>13</td>
<td>Memory_CHA-2</td>
</tr>
<tr>
<td>14</td>
<td>uSD CARD CAGE</td>
</tr>
<tr>
<td>15</td>
<td>HDMI / VGA</td>
</tr>
<tr>
<td>16</td>
<td>USB3+USB2</td>
</tr>
<tr>
<td>17</td>
<td>EXPANSION I/O</td>
</tr>
<tr>
<td>18</td>
<td>LAN RTL8111GS-CG</td>
</tr>
<tr>
<td>19</td>
<td>NOT USED</td>
</tr>
<tr>
<td>20</td>
<td>CSI/GPIO Header/UART_DBG</td>
</tr>
<tr>
<td>21</td>
<td>PWR BTN / LED / HOLE</td>
</tr>
<tr>
<td>22</td>
<td>DC-5VSB/3VSB / VCC / VCC3</td>
</tr>
<tr>
<td>23</td>
<td>DC/DC VCORE/GFX</td>
</tr>
<tr>
<td>24</td>
<td>DC/DC VCORE/GFX MOS</td>
</tr>
<tr>
<td>25</td>
<td>DC-DIMM/DDR_VTT</td>
</tr>
</tbody>
</table>

## REVISION HISTORY:

<table>
<thead>
<tr>
<th>Rev</th>
<th>Date</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>2014/02/13</td>
<td>INITIAL RELEASE</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LISTED ADDITIONAL COMPATIBLE PART #s on ON SPI ROM PAGE20</td>
</tr>
<tr>
<td></td>
<td></td>
<td>UPDATED DDR3L PART # on MEM1-MEM4 on PAGES 12-13</td>
</tr>
<tr>
<td>A1</td>
<td>2014/05/02</td>
<td>LISTED ADDITIONAL COMPATIBLE PART #s on DDR3L MEMORIES MEM1-MEM4 on PAGES 12-13</td>
</tr>
<tr>
<td></td>
<td></td>
<td>REWORK BOARD to REV_A1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PAGE 3 - ADD U13 INVERTER FOR HPI SIGNAL</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PAGE 4 - ADD R354 (0 OHM RES) to be DD, WP with DD3, DD4, DD5 HEADER</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PAGE 7 - CHANGE R284, R288, R293 + 0 OHMS UPDATE Y1, Y2 SYMBOLS</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PAGE 8 - CHANGE DEC3226 8538 NEW UV PIN NAMES</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PAGE 11 - CHANGE R428, R429, R430, R431, to DD1 HEADER, CHANGE MP1 HEATSINK</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PAGE 12 - UPDATE 5.047uF CAP SYMBOLS and MEM2/MEM3 SYMBOLS</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PAGE 13 - UPDATE 5.047uF CAP, 0 OHM RES and MEM1/MEM2 SYMBOLS</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PAGE 14 - CHANGE R132 to 100K and PU to +V1P8S and change R160/R161/R162/R163 to 100K</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PAGE 15 - DNI R166, CHANGE R283-R30 = 10K</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PAGE 16 - DNI R115, UPDATE U32, L112 SYMBOLS</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PAGE 17 - ADD PCIE TEST POINT VAA (TP19-TP34), ADD +VBB to R14, +V1P8S to R23, STUFF R21, CHANGE R6 UP FROM +V1P6S to +V1P8S, CHANGE R7 FROM 20K to 1K, CHANGE Q68, BCL1SDA net names</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PAGE 18 - UPDATE Y7, J8 SYMBOL, ADD TP17-TP18 TEST POINTS</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PAGE 20 - UPDATE U3, D5 SYMBOLS, CHANGE R147 to 100K and PU TO +3VSB, UPDATE DC5, BCL1SDA NET NAMES</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PAGE 21 - CHANGE BOARD MTO HOLE SYMBOLS to SUPPORT 6-32 screw.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PAGE 23 - DNI R282, CHANGE R389 to 33 OHMS</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PAGE 23 - UPDATE CAP SYMBOLS (C32/C33/C34/C52)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PAGE 24 - CHANGE C46-C59 FROM 0.022uF to 0.047uF</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PAGE 25 - CHANGE C129 TO LOWER ESR CAP</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PAGE 27 - UPDATE GPIO SETTINGS DOCUMENTATION</td>
</tr>
<tr>
<td>A2</td>
<td>2014/10/22</td>
<td>REWORK BOARD to REV_A2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PAGE 23 - PS PH2 OPTIMIZE</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PAGE 27 - INSTALL GPIO SETTINGS DOCUMENTATION</td>
</tr>
</tbody>
</table>

---

This work is licensed under the Creative Commons Attribution-Share
Alike 3.0 Unported License. To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/3.0/ or send a letter to Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.

All derivative works are to be attributed to CircuitCo LLC.

For more information, see http://creativecommons.org/license/results-one/license_code=by-sa
UPDATE MEM2 SYMBOL - 256Mx16

UPDATE CAP SYMBOLS

NOTE: COMPATIBLE DDR3 MEMORIES FOR THE MINNOWMAX ARE THE FOLLOWING:
MICRON MT41K128M16HA-125-D,
MICRON MT41K256M16HA-125-E,
MICRON MT41K512M16TNA-125-X
NOTE: COMPATIBLE DDR3L MEMORIES FOR THE MINNOWMAX ARE THE FOLLOWING:
MICRON MT41K128M16HA-125:D,
MICRON MT41K256M16HA-125:E,
MICRON MT41K512M16TNA-125:X

FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA
REWORK -
R180, R174, R173, R157, R156, R155
CHANGE
FROM 10K
TO 100K
CHANGE
FROM 10K
TO 100K &
PU TO V1P8S

FOR ESD AND CONDUCTED IMMUNITY

SD3_D0_R
SD3_D1_R
SD3_D2_R
SD3_D3_R
SD3_CLK_R
SD3_CMD_R
SD3_CD#

+VCC3
GND

SD3_D06
SD3_D16
SD3_D26
SD3_D36
SD3_CD#6
SD3_CMD6
SD3_CLK6

FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

MINNOWBOARD2 - uSD CARD CAGE
MINNOW_TEAM

1380 Presidential Dr Ste#100
Richardson, TX 75081
HDMI_TX0_DP/N should be longer than HDMI_CLK_DN/P

HDMI Connector Type D
NEW TYPE - 4 THRU-HOLE MECHANICAL GUIDE PINS

Place PS CAPS as close as possible to U17 device pin

REWORK - DNIR166, R167
REPLACE R28, R29, R30 with 10K

HDMI - Charge Pump/
ESD/Level Translator

PCB FOOTPRINT
CHANGE PI
CONNECTOR
MAKING HOLE SLOTS SMALLER

C_HDMI_CEC
C_HDMI_HPD
C_HDMI_SCL
C_HDMI_SDA
D5_0V_HDMI
HDMI_DDCCLK
HDMI_DDCDAT
HDMI_CEC
LS_OE
HPD_ENB
HDMI_HPD
HDMI_LDSW_ENB
HDMI_DCDC_ENB8
HDMI_CLK_DN3,15
HDMI_CLK_DP3,15
HDMI_TX2_DN3,15
HDMI_TX2_DP3,15
HDMI_TX1_DN3,15
HDMI_TX1_DP3,15
HDMI_TX0_DN3,15
HDMI_TX0_DP3,15

FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

A2002-0004205
Sunday, November 16, 2014
15 29

MINNOWBOARD MINNOW_TEAM
Size
Engineer(s)
Date Modified DWG NO Rev
Sheet of

MINNOWBOARD2 - uHDMI
CUSTOM

1380 Presidential Dr Ste#100
Richardson, TX 75081

FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

A2002-0004205
Sunday, November 16, 2014
15 29

MINNOWBOARD MINNOW_TEAM
Size
Engineer(s)
Date Modified DWG NO Rev
Sheet of

MINNOWBOARD2 - uHDMI
CUSTOM

1380 Presidential Dr Ste#100
Richardson, TX 75081

FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

A2002-0004205
Sunday, November 16, 2014
15 29

MINNOWBOARD MINNOW_TEAM
Size
Engineer(s)
Date Modified DWG NO Rev
Sheet of

MINNOWBOARD2 - uHDMI
CUSTOM

1380 Presidential Dr Ste#100
Richardson, TX 75081

FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

A2002-0004205
Sunday, November 16, 2014
15 29

MINNOWBOARD MINNOW_TEAM
Size
Engineer(s)
Date Modified DWG NO Rev
Sheet of

MINNOWBOARD2 - uHDMI
CUSTOM

1380 Presidential Dr Ste#100
Richardson, TX 75081

FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

A2002-0004205
Sunday, November 16, 2014
15 29

MINNOWBOARD MINNOW_TEAM
Size
Engineer(s)
Date Modified DWG NO Rev
Sheet of

MINNOWBOARD2 - uHDMI
CUSTOM

1380 Presidential Dr Ste#100
Richardson, TX 75081

FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

A2002-0004205
Sunday, November 16, 2014
15 29

MINNOWBOARD MINNOW_TEAM
Size
Engineer(s)
Date Modified DWG NO Rev
Sheet of
EXPANSION HS CONNECTOR WITH
mPCIe, mSATA, I2S AUDIO, GPIO, and XDP I/O

ADD TEST POINTS FOR CLOCK
SEP
REWORK
CHANGE
EXPansion I2C_SCL/SDA
to I2C6_SCL/SDA

REWORK
ADD +3VSB to HOOK4
ADD +V1P8S to HOOK5

REWORK
CHANGE
STUFF R21 with 51 OHMS

REWORK
CHANGE
R6 PU FROM +V1P8S to +V1P8S

REWORK
CHANGE
R7 FROM 20K to 1K

FOR ALL DESIGN FILES, INCLUDING BILL OF
MATERIALS AND GERBER FILES, PLEASE VISIT
WWW.MINNOWBOARD.ORG
UPDATE U3 SYMBOL - N25Q064A 64M size

NOTE: COMPATIBLE U3 SPI ROM PARTS
ARE THE FOLLOWING:
MICRON N25Q032A, MICRON N25Q064A

At least 0.1" on the pin 1-2 side
and the pin 7-8 side to allow
space for the DediProg connector

REWORK -
REPLACE
R147 WITH
100K and PU
to +3VSB

UPDATE D8 SYMBOL

FOR ALL DESIGN FILES, INCLUDING BILL OF
MATERIALS AND GERBER FILES, PLEASE VISIT
WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA
DATASHEET SAYS USE 10K PU

CHANGE MTG HOLES TO 6/32

BOARD HOLES - 4 TOTAL - 1 in EACH CORNER
Add 7 pieces MLCC for Power test.

2013/7/29
### PCH-GPIO function

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Power Well</th>
<th>Usage</th>
<th>Boot Set</th>
</tr>
</thead>
<tbody>
<tr>
<td>GPIO_S5[0]</td>
<td>1P8VSB, 20k.H</td>
<td>SOC_GPIO_S5_0 (LSS CONN)</td>
<td>GPO</td>
</tr>
<tr>
<td>GPIO_S5[1]</td>
<td>1P8VSB, 20k.H</td>
<td>SOC_GPIO_S5_1 (LSS CONN)</td>
<td>GPO</td>
</tr>
<tr>
<td>GPIO_S5[2]</td>
<td>1P8VSB, 20k.H</td>
<td>SOC_GPIO_S5_2 (LSS CONN)</td>
<td>GPO</td>
</tr>
<tr>
<td>GPIO_S5[3]</td>
<td>1P8VSB, 20k.H</td>
<td>mPCIe_WAKEB</td>
<td>GPO</td>
</tr>
<tr>
<td>GPIO_S5[5]</td>
<td>1P8VSB, 20k.L</td>
<td>BOM OPTION</td>
<td>GPO</td>
</tr>
<tr>
<td>GPIO_S5[6]</td>
<td>1P8VSB, 20k.L</td>
<td>BOM OPTION</td>
<td>GPO</td>
</tr>
<tr>
<td>GPIO_S5[7]</td>
<td>1P8VSB, 20k.L</td>
<td>BOM OPTION</td>
<td>GPO</td>
</tr>
<tr>
<td>GPIO_S5[8]</td>
<td>1P8VSB, 20k.H</td>
<td>HDMI_DC_DC_ENABLE</td>
<td>GPO</td>
</tr>
<tr>
<td>GPIO_S5[9]</td>
<td>1P8VSB, 20k.H</td>
<td>HDMI LD SWITCH ENABLE</td>
<td>GPO</td>
</tr>
<tr>
<td>GPIO_S5[10]</td>
<td>1P8VSB, 20k.H</td>
<td>TXE_UNLOCK control</td>
<td>GPO</td>
</tr>
<tr>
<td>GPIO_S0_SC[02]</td>
<td>1P8V, 20k.H</td>
<td>XDP_H_OBSDATA_A0</td>
<td>GPO</td>
</tr>
<tr>
<td>GPIO_S0_SC[03]</td>
<td>1P8V, 20k.H</td>
<td>XDP_H_OBSDATA_A1</td>
<td>GPO</td>
</tr>
<tr>
<td>GPIO_S0_SC[04]</td>
<td>1P8V, 20k.H</td>
<td>XDP_H_OBSDATA_A2</td>
<td>GPO</td>
</tr>
<tr>
<td>GPIO_S0_SC[05]</td>
<td>1P8V, 20k.H</td>
<td>XDP_H_OBSDATA_A3</td>
<td>GPO</td>
</tr>
<tr>
<td>GPIO_S0_SC[06]</td>
<td>1P8V, 20k.H</td>
<td>EXPANSION_BUS_GPIO01</td>
<td>GPO</td>
</tr>
<tr>
<td>GPIO_S0_SC[07]</td>
<td>1P8V, 20k.H</td>
<td>EXPANSION_BUS_GPIO02</td>
<td>GPO</td>
</tr>
<tr>
<td>GPIO_S0_SC[08]</td>
<td>1P8V, 20k.H</td>
<td>EXPANSION_BUS_GPIO03</td>
<td>GPO</td>
</tr>
<tr>
<td>GPIO_S0_SC[09]</td>
<td>1P8V, 20k.H</td>
<td>EXPANSION_BUS_GPIO04</td>
<td>GPO</td>
</tr>
<tr>
<td>GPIO_S0_SC[10]</td>
<td>1P8V, 20k.L</td>
<td>GPIO reserved</td>
<td>GPO</td>
</tr>
<tr>
<td>GPIO_S0_SC[12]</td>
<td>1P8V, 20k.L</td>
<td>GPIO reserved</td>
<td>GPO</td>
</tr>
<tr>
<td>GPIO_S0_SC[14]</td>
<td>1P8V, 20k.H</td>
<td>Debug Port UART3 RXD</td>
<td>UART</td>
</tr>
</tbody>
</table>

### Interrupt mapping

<table>
<thead>
<tr>
<th>Function</th>
<th>INT# port</th>
<th>PCIe*1 port</th>
<th>Device</th>
</tr>
</thead>
<tbody>
<tr>
<td>LAN</td>
<td>INTC# port 2</td>
<td>PCIe*1</td>
<td>RTL8111GS-CG</td>
</tr>
</tbody>
</table>

---

**Signal Name**

- **GPIO_S0_SC[05] (Legacy)**
- **GPIO_S0_SC[06] (Legacy)**
- **GPIO_S0_SC[07] (Legacy)**
- **DDIO_00DCDATA (Display)**
- **DDIO_01DCDATA (Display)**