BeagleWire - FPGA development cape for the BeagleBone
The BeagleWire is an FPGA development platform that has been designed for use with BeagleBone boards. BeagleWire is a cape on which there is FPGA device - Lattice iCE40HX. The Lattice iCE40 is a family of FPGAs with a minimalistic architecture and very regular structure, designed for low-cost, high-volume consumer and system applications. The significance of FPGAs is continuously increasing, as they are more and more often used for supporting work of ARM processors. BeagleWire does not require external tools (JTAG) and the whole software is Open Source. iCE40 is an energy saving device, allowing to work with small batteries. FPGA cape allows easy and low cost start for beginners who would like to take their first steps in working with FPGAs. The developed software will be an easy and, at the same time, efficient tool for communication with FPGA. At this point FPGA will be able to meet the requirements of even more advanced applications. The BeagleWire creates a powerful and versatile digital cape for users to create their imaginative digital designs.
- 1 BeagleWire
- 2 User Manual
- 2.1 Board Diagram
- 2.2 Expansion Ports, Interfaces and Peripherals
- 3 Quick Start Guide
- FPGA: Lattice iCE40HX4K - TQFP 144 Package
- GPMC port access from the BeagleBone
- SPI programming port from the BeagleBone
- 4 layer PCB optimized design to support maximum performance for high bandwidth applications
- BeagleBoard optimized - compatible with BeagleBone Black, BeagleBone Black Wireless, element14 BeagleBone Black Industrial
- does not require external tools (JTAG)
- minimalistic architecture and very regular structure
- energy saving device allows to work with small batteries
- lower application costs
- fully open-source toolchain
- 32 MB SDRAM
- 100Mhz external clock
- 4 LEDs
- 4 PMOD connectors
- 4 Grove connectors
- 2 user push buttons
- 2 input DIP switch
BeagleWire software support is still developing. You can find there a lot of useful examples and ready to use solutions. For communication between FPGA and ARM, We can use the GPMC. This is an easy and efficient solution. BeagleWire software repostitory has special components for it. You can just mapping your logic in BeagleBone memory. A lot of examples has kernel driver e.g. SPI, GPIO. After preparing the FPGA device you can use it as typical GPIO/SPI from user space. A part of examples which don't belong to kernel subsystems e.g. rotary excoder, ultrasonic ranger sensor or blink leds. In this examples You can connect which FPGA using write/read operation for /dev/mem file.
The project is the result of the community work and it is still developing. If you can support this project or do you have any questions, feel free to ask as.
Michael Welling firstname.lastname@example.org
Patryk Mezydlo email@example.com
Expansion Ports, Interfaces and Peripherals
GPMC Communications interface
The general-purpose memory controller (GPMC) is a unified memory controller dedicated to interfacing external memory devices: SRAM-like memories and application-specific integrated circuit (ASIC) devices, asynchronous, synchronous, and page mode (only available in non-multiplexed mode) burst NOR flash devices, NAND Flash, Pseudo-SRAM devices. The GPMC bus allow for a high bandwidth interface between the FPGA and the ARM processor. GPMC controller is configured from the DTS file. GPMC pins are brought out to BeagleBone P8/P9 headers. BeagleWire software repository contains a component writing in Verilog which support communications between FPGA and ARM.
SPI Programming interface
Programming is done by SPI interface. BeagleWire uses second BeagleBone SPI port. SPI frequency should be between 1Mhz and 25Mhz.
PMOD Expansion Ports
BeagleWire contains four Digilent Inc. Pmod ports. The Pmod standard has a lot of ready modules. Thanks to four Pmod ports We can use as many as 24 additional pins.
There are four blue LEDs.
BeagleWire has two DIP switch. "ON" position is treated as logical zero.
There are two user buttons. We used schmitt trigger, this is simple structure which protect us from buttons bouncing. You can use buttons without worries.
Additional common IRQ lines
Two lines are connected directly between BBB and BW. These lines don't have destiny. In many application there are using as interrupt lines.
BealgeWire has 32 MB SDRAM memory. BeagleWire software repository contains a simple SDRAM controller writing in Verilog which support communications between SDRAM and ICE40 without.
Grove Expansion Ports
BeagleWire contains four Grove connectors. First and second connectors used to I2C. Other connectors don't have destinations.
External clock source
BeagleWire has external clock generator. There is 100Mhz You can change clock speed using internal PLL.
Quick Start Guide
Prepare BBB Image
You have to prepare custom kernel image, is easy instruction how to do it here: BBB prepare image instruction. You have to attach(<M>) FPGA-mgr and iCE40-spi driver. Version of Your linux kernel should be 4.12 or newest.
Writeing EEPROM configuration contents
BeagleWire cape has a EEPROM memory, so that the BBB device overlay is automatically loaded up on each boot up. EEPROM contents and loading script are located in BeagleWire software repository.
Installing the IceStorm toolchain
You can install toolchain on PC or BBB.
Synthesizing Verilog code using IceStorm toolchain
Programming the FPGA from the BeagleBone
You have to prepare custom kernel image, is easy instruction how to do it here: BBB prepare image instruction For programming We use SPI. You have to install overlay for enabling SPI and GPMC.
BeagleWire software repository has a lot of different source. Here I'm showing you how to use it. We can divided examples for two parts. The first part is the simplest examples which don't have own subsystem in Linux kernel e.g. rotary excoder, ultrasonic ranger sensor or blink leds. In this examples We can connect which FPGA using write/read operation for /dev/mem file.