Difference between revisions of "Ingenic JZ4780"

From eLinux.org
Jump to: navigation, search
(JZ4780 SoC additions)
(Xburst instruction cycles link addition.)
Line 12: Line 12:
 
|-
 
|-
 
| CPU
 
| CPU
| Dual 1.2GHz [http://www.ingenic.cn/en/?xburst.html Xburst] MIPS32 little endian
+
| Dual 1.2GHz [http://www.ingenic.cn/en/?xburst.html Xburst], MIPS32r2 compatible CPU, little endian
 
|-
 
|-
 
| Caches
 
| Caches
Line 50: Line 50:
  
 
* [http://mipscreator.imgtec.com/CI20/hardware/soc/JZ4780_PM.pdf Programmers Maual] from the [[CI20]] file archive
 
* [http://mipscreator.imgtec.com/CI20/hardware/soc/JZ4780_PM.pdf Programmers Maual] from the [[CI20]] file archive
 +
 +
* [https://groups.google.com/forum/#!topic/mips-creator-ci20/hh4NLXzFEwk Xburst instruction cycles]

Revision as of 04:34, 22 October 2015

The JZ4780 SoC on a CI20 development board

The Ingenic JZ4780 is an SoC from Ingenic targetting mobile devices.

Technical Specifications

Feature Details
CPU Dual 1.2GHz Xburst, MIPS32r2 compatible CPU, little endian
Caches 32kI + 32kD per core, 512K shared L2
DDR controller DDR2, DDR3, DDR3L, DDR3U, LPDDR, LPDDR2
GPU SGX540 (3D) X2D (2D)
Video Hardware video decode upto 1080p60 (VPU)
External interrupt controller 64 independent interrupt sources
DMA 32 independent DMA channels
NAND Memory Controller Up to 6 chips
BCH controller Up to 64bit ECC encoding and decoding

External Links