Difference between revisions of "JTAG"

From eLinux.org
Jump to: navigation, search
(This link is deprecated)
(This website is broken)
 
(3 intermediate revisions by the same user not shown)
Line 3: Line 3:
 
=== Information ===
 
=== Information ===
 
* http://en.wikipedia.org/wiki/JTAG
 
* http://en.wikipedia.org/wiki/JTAG
* http://www.asset-intertech.com/products/free_resources.htm - various resources
+
* https://www.asset-intertech.com/resources/ - various resources: blog posts, books, videos
 
* [[media:JTAGpinouts.pdf|Common JTAG Pinouts]]
 
* [[media:JTAGpinouts.pdf|Common JTAG Pinouts]]
* [http://www.macraigor.com/jscan.htm Macraigor JSCAN]
+
* [https://www.eetimes.com/jtag-101-part-1-overview-and-on-chip-debug-methods/ Overview of On Chip Debug Methods]
* [http://www.eetimes.com/design/embedded-internet-design/4019860/JTAG-101--Part-1-Overview-and-On-Chip-Debug-Methods Overview of On Chip Debug Methods]
 
* [http://www.gojtag.com/ gojtag] - needs to be ported to Linux
 
  
 
=== Tutorial ===
 
=== Tutorial ===

Latest revision as of 00:27, 28 June 2021

Joint Test Action Group, referring to IEEE Standard 1149.1: Four-pin (plus power/ground) interface designed to test connections between chips. Interface is serial (clocked via the TCK pin). Configuration is performed by manipulating a state machine one bit at a time (via TMS pin), then transferring one bit of data in and out per TCK clock (via TDI and TDO pins, respectively). Different instruction modes can be loaded to read the chip ID, sample input pins, drive (or float) output pins, manipulate chip functions, or bypass (pipe TDI to TDO to logically shorten chains of multiple chips). Operating frequency varies per chip, but is typically 10-100MHz TCK (10-100ns per bit time). The description of how JTAG is implemented for a specific device is described in a file specific to that device called a BSDL file.

Information

Tutorial

Tutorial from Asset Intertech

Hardware (emulators)

Tools