Difference between revisions of "Minnowboard:MinnowMax"
(→Serial Console) |
|||
Line 456: | Line 456: | ||
| style="border-style: solid; border-width: 1px;text-align:center;" | 2 | | style="border-style: solid; border-width: 1px;text-align:center;" | 2 | ||
| +5VSB | | +5VSB | ||
+ | |} | ||
+ | |||
+ | ==== Switch Jumper J5 ==== | ||
+ | <span style="color: red;">*** THIS IS PRE-PRODUCTION INFORMATION AND MAY BE SUBJECT TO CHANGE BEFORE PRODUCTION SHIPPING ***</span> | ||
+ | |||
+ | This pin is intended to allow for power toggling via a remote switch or transistor. It is fundamentally no different than pressing SW1, and behaves identically. | ||
+ | |||
+ | ===== Layout ===== | ||
+ | {| width="85%" style="text-align:center;" | ||
+ | ! width="25%" | Description | ||
+ | ! width="5%" | Pin | ||
+ | ! width="5%" | Pin | ||
+ | ! width="25%" | Description | ||
+ | |- | ||
+ | | +5VSB | ||
+ | | style="border-style: solid; border-width: 1px;text-align:center;" | 1 | ||
+ | | style="border-style: solid; border-width: 1px;text-align:center;" | 2 | ||
+ | | Ground | ||
|} | |} |
Revision as of 15:37, 10 June 2014
Category | Feature |
---|---|
Core Logic |
|
Integrated Intel® HD Graphics With Open Source hardware-accelerated drivers for Linux OS | |
Memory |
|
8 MB SPI Flash System Firmware Memory | |
Video | Intel® HD Graphics HDMI (micro HDMI connector) |
Audio | Digital via HDMI |
Analog To be available separately via MinnowBoard MAX Lure (sold separately) | |
I/O | 1 – Micro SDSDIO |
1 – SATA2 3Gb/sec | |
1 – USB 3.0 (host) | |
1 – USB 2.0 (host) | |
1 – Serial debug via FTDI cable (sold separately) | |
10/100/1000 Ethernet RJ-45 connector | |
Experimenter Features |
8 – Buffered GPIO pins 2 pins support PWM |
I2C & SPI bus | |
System Firmware Flash Programming Header | |
Board Dimensions | 99 x 74mm (2.9 x 3.9in) |
Temperature Range | 0 – 70 deg C Contact CirtcuitCo for industrial temp range needs |
Power | 5V DC Sold separately in configurations appropriate to your region |
Operating Systems |
|
System Boot Firmware | UEFI Firmware |
Coreboot (in development) | |
Note: These features may be subject to change without notice. Hardware design files will be made available shortly after the board enters final production. Current estimate of public availability is June 2014. |
Contents
Resources
- MinnowBoard Project Page
- Intel Atom E38xx Pages
- MinnowBoard FAQ
- MinnowBoard Hardware Revisions
- Setting up Linux for the Minnowboard MAX
Hardware Notes
Power Plug
The Minnowboard Max uses a 5V power plug, and if bundled will ship with a 2.5A power supply. It is a Center Positive power supply, indicating that the center (tip) of the output plug is positive (+), the outer barrel is negative (-). |
Serial Console
The serial console port uses a 3.3v FTDI serial cable with a 6-pin connector. This is a reasonably common cable, also used on the Arduino Pro, Arduino Pro Mini and Arduino Lilypad.
|
A0: |
A1: |
HDMI
The MinnowMax uses a Type D micro-HDMI connector. This is a standard port, for which cables and adapters can be readily picked up from most electronics stores
Low Speed Expansion (Top)
*** THIS IS PRE-PRODUCTION INFORMATION AND MAY BE SUBJECT TO CHANGE BEFORE PRODUCTION SHIPPING ***
The low speed connector uses 0.1" (2.54 mm) Male header pins in a 2 x 13 array, for a total of 26 pins. Pin 1 is the in the row closest to the power connector, and closest to the board edge.
Layout
Description | Name | Pin | Pin | Name | Description |
---|---|---|---|---|---|
Ground | Gnd | 1 | 2 | Gnd | Ground |
+5V Power | VCC | 3 | 4 | +3V3 | + 3.3V Power |
SPI Chip Select 1 | GPIO_SPI_CS# | 5 | 6 | GPIO_UART1_TXD | UART Transmit |
Master In / Slave Out | GPIO_SPI_MISO | 7 | 8 | GPIO_UART1_RXD | UART Receive |
Master Out / Slave In | GPIO_SPI_MOSI | 9 | 10 | GPIO_UART1_CTS | CTS / GPIO |
SPI Clock | GPIO_SPI_CLK | 11 | 12 | GPIO_UART1_RTS | RTS / GPIO |
Clock / GPIO | GPIO_I2C_SCL | 13 | 14 | GPIO_I2S_CLK | Clock / GPIO |
Data / GPIO | GPIO_I2C_SDA | 15 | 16 | GPIO_I2S_FRM | Frame / GPIO |
UART Transmit / GPIO | GPIO_UART2_TXD | 17 | 18 | GPIO_I2S_DO | Data Out / GPIO |
UART Receive / GPIO | GPIO_UART2_RXD | 19 | 20 | GPIO_I2S_DI | Data In / GPIO |
GPIO / Wakeup | GPIO_S5_0 | 21 | 22 | GPIO_PWM0 | PWM / GPIO |
GPIO / Wakeup | GPIO_S5_1 | 23 | 24 | GPIO_PWM1 | PWM / GPIO |
GPIO / Wakeup | GPIO_S5_4 | 25 | 26 | GPIO_IBL_8254 | Timer / GPIO |
NOTE: Pins 5-26 are shown above with their PRIMARY configuration, any pin may be switched to being a generic GPIO as well. This would give a total of 22 GPIOs, with two of those being PWM capable.
High Speed Expansion (Bottom)
*** THIS IS PRE-PRODUCTION INFORMATION AND MAY BE SUBJECT TO CHANGE BEFORE PRODUCTION SHIPPING ***
Layout
Description | Pin | Pin | Description |
---|---|---|---|
Ground | 1 | 2 | Ground |
mSATA_TX_P | 3 | 4 | mSATA_RX_P |
mSATA_TX_N | 5 | 6 | mSATA_RX_N |
+5V SB | 7 | 8 | +5V SB |
mPCIE_REFCLK_P | 9 | 10 | USB_HOST_DP |
mPCIE_REFCLK_N | 11 | 12 | USB_HOST_DN |
Ground | 13 | 14 | Ground |
mPCIE_TX_P | 15 | 16 | mPCIE_RX_P |
mPCIE_TX_N | 17 | 18 | mPCIE_RX_N |
+5V SB | 19 | 20 | +5V SB |
EXP_I2C_SCL | 21 | 22 | mPCIE_WAKEB |
EXP_I2C_SDA | 23 | 24 | mPCIe_CLKREQ3_B |
Ground | 25 | 26 | Ground |
EXP_GPIO1 | 27 | 28 | EXP_GPIO3 |
EXP_GPIO2 | 29 | 30 | EXP_GPIO4 |
+5V SB | 31 | 32 | +5V SB |
XDP_H_OBSDATA_A1 | 33 | 34 | XDP_H_OBSDATA_A0 |
XDP_H_OBSDATA_A2 | 35 | 36 | XDP_H_OBSDATA_A3 |
Ground | 37 | 38 | Ground |
XDP_H_PRDYB | 39 | 40 | XDP_H_PREQB_PB |
PMC_RSMRST | 41 | 42 | FP_PWRBTN |
+5V SB | 43 | 44 | +5V SB |
PMC_CORE_PWROK | 45 | 46 | PMC_RSTBTN |
PMC_PLTRST_R_V1P8 | 47 | 48 | ILB_RTC_TESTB |
Ground | 49 | 50 | Ground |
51 | 52 | XDP_H_TRSTB | |
53 | 54 | XDP_H_TCK | |
+V1P8A | 55 | 56 | XDP_H_TMS |
+V1P8A | 57 | 58 | XDP_H_TDI |
Ground | 59 | 60 | Ground |
SPI Header to Firmware flashing J1
*** THIS IS PRE-PRODUCTION INFORMATION AND MAY BE SUBJECT TO CHANGE BEFORE PRODUCTION SHIPPING ***
This is a pinned out port to allow for external flashing of the boot spi. Dediprog and Flyswatter devices have been tested and verified to work with this.
Layout
Description | Pin | Pin | Description |
---|---|---|---|
DDP_1V8 | 1 | 2 | Ground |
DDP_SPI_CS | 3 | 4 | DDP_SPI_CLK |
DDP_SPI_MISO | 5 | 6 | DDP_SPI_MOSI |
7 | 8 | DDP_IO3L |
Power Connection J2 (SIP2_FAN)
*** THIS IS PRE-PRODUCTION INFORMATION AND MAY BE SUBJECT TO CHANGE BEFORE PRODUCTION SHIPPING ***
This is a 5V 2-pin pin out originally intended to be used for a CPU fan. The single core (E3815) and the dual core (E3825) however use passive heat sinks, and thus do not, under normal circumstances, need a fan. It is theoretically possible to pull upwards of 1A through this port, however you should refer to the released schematics to verify that number before attempting to use this for anything.
Layout
Description | Pin | Pin | Description |
---|---|---|---|
Ground | 1 | 2 | +5VSB |
Switch Jumper J5
*** THIS IS PRE-PRODUCTION INFORMATION AND MAY BE SUBJECT TO CHANGE BEFORE PRODUCTION SHIPPING ***
This pin is intended to allow for power toggling via a remote switch or transistor. It is fundamentally no different than pressing SW1, and behaves identically.
Layout
Description | Pin | Pin | Description |
---|---|---|---|
+5VSB | 1 | 2 | Ground |