Minnowboard:MinnowMaxCoreboot

From eLinux.org
Revision as of 16:43, 4 December 2014 by Clsulliv (talk | contribs) (Building)
Jump to: navigation, search

This page gives a step by step guide to building coreboot for the Minnowboard Max.

Requirements

  • gcc
  • git
  • make
  • ncurses-dev

Get sources and tools

NOTE: for simplicity, put all downloads and items extracted into the same directory.

Coreboot

FSP

  • Download FSP archive
  • extract from archive
  • follow instructions in Readme_Extract to extract FSP

Binary Configuration Tool

  • Download BCT archive
  • extract archive from archive
  • extract from archive

TXE and SPI descriptor

Setup

FSP

  • cd bct
  • ./bct --bin ../BAY_TRAIL_FSP_KIT/FSP/BAYTRAIL_FSP_GOLD_002_10-JANUARY-2014.fd --absf ../coreboot/src/vendorcode/intel/fsp/baytrail/absf/minnowmax_2gb.absf --bout ../minnowboard-max.fsp
    • If you have a single core Minnowboard Max, change minnowmax_2gb.absf to minnowmax_1gb.absf
    • DO NOT USE THE GUI. THE GUI DOES NOT WORK ON ALL LINUX DISTROS AND IS NOT NECESSARY FOR THIS.
  • cd ..

Coreboot

  • cd coreboot
  • in src/soc/intel/fsp_baytrail/Kconfig line 127, change 'string' to 'string "ME PATH"'
  • make menuconfig
  • load provided config
  • save config to .config
  • If you have a single core Minnowboard Max, change "Mainboard" -> "Memory SKU to build" to 1GB
  • Set "Chipset" -> "ME PATH" to the directory containing TXE and SPI descriptor

Building

  • make crossgcc
  • make
  • The firmware produced is build/coreboot.rom

Building without TXE/SPI descriptor

This section has not been tested, but should work.

  • make menuconfig
    • Set Chipset -> Include the TXE to No
    • Set Mainboard -> ROM chip size to 4 MB
  • make crossgcc
  • make
  • When flashing the firmware, put the 4 MB image on the second half of the 8 MB chip, being careful not to overwrite the first half.